Chapter 13: DDR2 SDRAM
R
Reserve FPGA V REF Pins
Five pins in I/O Bank 3 are dedicated as voltage reference inputs, V REF . These pins cannot
be used for general-purpose I/Os in a design. Prohibit the software from using these pins
with the constraints provided in Figure 13-5 .
5i
# Prohibit VREF
CONFIG PROHIBIT
CONFIG PROHIBIT
CONFIG PROHIBIT
CONFIG PROHIBIT
CONFIG PROHIBIT
CONFIG PROHIBIT
CONFIG PROHIBIT
CONFIG PROHIBIT
pins on FPGA I/O Bank 3
= H7;
= J1;
= J8;
= L8;
= N1;
= R6;
= T1;
= T6;
Figure 13-5: UCF Location Constraints for FPGA V REF Pins
Special Layout Recommendations
The Xilinx Memory Interface Generator (MIG) tool, part of the CORE Generator?
software, generates DDR2 SDRAM interfaces for Spartan-3A FPGAs. The MIG
implementation leverages the FPGA’s local clocking resources to capture the DDR2
SDRAM read data. Consequently, there is a close relationship between the memory data
pins (SD_DQ<15:8>, SD_DQ_<7:0>) and their associated strobe signals. The MIG software
automatically assigns pins based on this requirement and the Spartan-3A Starter Kit board
is designed accordingly.
The MIG core for Spartan-3A FPGAs includes a loopback signal to calibrate the read strobe
timing. The loopback signal uses two FPGA pins, labeled SD_LOOP_IN and
SD_LOOP_OUT. For best performance, the length of the loop back trace must be equal to
the clock delay from the FPGA to the memory, plus the strobe delay from the memory back
to the FPGA. Put another way, the loopback trace must be one round trip time to and from
the memory. Also, the loopback signal should be in the center of the data interface pins for
best results, not near the edge or in another FPGA I/O bank. The Spartan-3A Starter Kit
board was designed accordingly.
The UG086: Xilinx Memory Interface Generator (MIG) User Guide provides additional
layout recommendations in Appendix A: “Memory Implementation Guidelines” .
?
?
Memory Interface Generator (MIG)
UG086: Xilinx Memory Interface Generator (MIG) User Guide
Improving Revision ‘C’ Board Performance beyond 266 Mbps
The Spartan-3A Starter Kit board was originally designed to support DDR2 SDRAM
memory interfaces up to 133 MHz, or 266 million bits per second data rate (Mbps). During
MIG system testing, a potential performance bottleneck was identified that hinders
performance beyond 133 MHz. Ferrite beads isolate the DDR2 SDRAM’s voltage reference
and I/O voltage supplies but also limit four-word burst transfers to about 150 MHz.
All testing was performed on Revision ‘C’ boards. Figure 13-6 highlights where to find the
board revision code. On Revision ‘D’ boards and later, the ferrite beads are replaced with 0-
ohm resistors.
116
Spartan-3A FPGA Starter Kit Board User Guide
UG330 (v1.3) June 21, 2007
相关PDF资料
HW-SPAR3AN-SK-UNI-G KIT STARTER SPARTAN-3 AN
HW-V4-ML403-UNI-G-J EVALUATION PLATFORM VIRTEX-4
HW-V4-ML405-UNI-G-J EVALUATION PLATFORM VIRTEX-4
HW-V4-ML410-UNI-G-J EVALUATION PLATFORM VIRTEX-4
HW-V5-ML501-UNI-G EVALUATION PLATFORM VIRTEX-5
HW-V5-ML507-UNI-G EVAL PLATFORM V5 FXT
HW-V5-ML550-UNI-G EVALUATION PLATFORM VIRTEX-5
HW-V5-ML555-G BOARD EVAL FOR VIRTEX-5 ML555
相关代理商/技术参数
HW-SPAR3A-SK-UNI-G-J 功能描述:KIT STARTER W/SPARTAN-3A RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Spartan®-3A 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板,软件,4x4 键盘,光学拨轮,QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
HW-SPAR3-CPLD-DK 功能描述:STARTER KIT BUNDLE SPARTAN3/CPLD RoHS:否 类别:编程器,开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像,彩色(RGB) 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
HW-SPAR3-CPLD-DK-J 功能描述:KIT HDWR FOR SPARTAN3/CPLD-JAPAN RoHS:否 类别:编程器,开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像,彩色(RGB) 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
HW-SPAR3E-DISP-DK-UNI-G 功能描述:KIT DEV SPARTAN3E DISPLAY RoHS:是 类别:编程器,开发系统 >> 过时/停产零件编号 系列:Spartan®-3E 标准包装:1 系列:- 传感器类型:CMOS 成像,彩色(RGB) 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
HW-SPAR3E-DISP-DK-UNI-G-PROMO 功能描述:KIT DEV SPARTAN3E DISPLAY RoHS:是 类别:编程器,开发系统 >> 过时/停产零件编号 系列:Spartan®-3E 标准包装:1 系列:*
HW-SPAR3E-SK-EC-G 功能描述:KIT STARTER SPARTAN-3E RoHS:是 类别:编程器,开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像,彩色(RGB) 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
HW-SPAR3E-SK-J-G 功能描述:KIT STARTER SPARTAN-3E RoHS:是 类别:编程器,开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像,彩色(RGB) 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
HW-SPAR3E-SK-UK-G 功能描述:KIT STARTER SPARTAN-3E RoHS:是 类别:编程器,开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像,彩色(RGB) 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP